B. Klein and J. Garza, Agere systems – communications optimized payload plus network processor architecture, in Network Processor Design: Issues and Practices. Morgan Kaufmann, San Francisco, California, vol. 1, pp. 219–233, 2002.
 J. Marshall, Cisco systems – Toaster2, in network processor design: issues and practices. Morgan Kaufmann, San Francisco, California, vol. 1, pp. 235–248, 2002.
 P. Lekkas, Network processors architectures, Protocols and Platforms, McGraw Hill, 2003.
 B. Khailany, W. J. Dally, et al., Imagine: Media processing with streams, IEEE Micro, pp. 35–46, March/April 2001.
 Tensilica - Tensilica: Customizable Processor Cores for the Dataplane, Available online: http://www.tensilica.com/
 R. R. Hoare, A. K. Jones, D. Kusic, J. Fazekas, J. Foster, S. Tung, and M. McCloud, Rapid VLIW processor customization for signal processing applications using combinational hardware functions, EURASIP Journal on Applied Signal Processing, article ID. 46472, pp. 1-23, 2006.
 G. Ascia, V. Catania, M. Palesi, D. Patti, Multi-objective optimization of a parameterized VLIW architecture, In. Proc. of the NASA/DoD Conf. on Evolution Hardware, 2004.
 E. Salami, M. Valero, Initial evaluation of multimedia extensions on VLIW architectures, SAMOS 2004, LNCS 3133, pp. 403-412, 2004.
 A. K. Jones, R. Hoare, D. Kusic, An FPGA-based VLIW processor with custom hardware execution, In Proc. of FPGA’05, pp. 107-117, February 2005.
 D.byo Saptono, V. Brost, F. Yang, and E. Prasetyo, Design space exploration for a custom VLIW architecture: direct photo printer hardware setting using VEX compiler, In Proc. of IEEE Int. Conf. on Signal Image Technology and Internet Based Systems, pp. 416-421, 2008.
 J. A. Fisher, P. Faraboschi, C. Young, Embedded computing a VLIW approach to architecture, Compilers and Tools, Elsevier Inc, 2005.
 Hewlett-Packard Laboratories. Vex toolchain. http://www.hpl.hp. com/downloads/vex.
 P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. Homewood, Lx: A technology platform for customizable VLIW embedded processing, In 27th Int. Symp. on Computer Architecture (ISCA), pages 203-213, 2000.
 IETF Available from: http://www.ietf.org/
 T. Wolf and M. A. Franklin, CommBench a telecommunications benchmark for network processors, in proc. of IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS), pp. 154-162, April 2000,.
 G. Memik, W. H. Mangione-Smith, and W. Hu, NetBench: A benchmarking suite for network processors, in Proc. Of IEEE/ACM Int. Conf. on Computer-Aided Design, pp. 39-42, November 2001.
 B. K. Lee and L. K. John, NpBench: A benchmark suite for control plane and data plane applications for network processors, in proc. of IEEE Int. Conf. on Computer Design (ICCD 03), pp. 226-233, October 2003.
 R. Ramaswamy and T. Wolf, PacketBench: A tool for workload characterization of network processing, in proc. of IEEE Int. Workshop on Workload Characterization, pp. 42-50, October 2003.
 EEMBC, The embedded microprocessor benchmark consortium, Available from: http://www.eembc.org/home.php.
 F. Baker. Requirements for IP version 4 routers. RFC 1812, Network Working Group, June 1995.
 S. Kent and R. Atkinson. Security architecture for the internet protocol. RFC 2401, Network Working Group, November 1998.